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Abstract—Leakage current reduction is crucial for 
operating transformerlss PV systems. In this letter, a new 
three-phase topology and modulation strategy is proposed. 
It is derived from the single-phase ZVR (zero-voltage state 
rectifier) topology, but the operation mechanism is quite 
different. Therefore, a new modulation strategy based on the 
Boolean logic function is proposed to achieve the constant 
common mode voltage, so as to eliminate the leakage current. 
Finally, the experimental tests are carried out to verify the 
feasibility and effectiveness of the proposed solution. 
Index Terms—Transformerless PV system, inverter, 
modulation, leakage current 
 
I. INTRODUCTION 
Pulse-width modulated inverters have been typically 
used for transformerless PV system applications [1], [2]. 
However, the conventional three-phase six-switch 
inverter suffers from high-frequency common mode 
voltage, which results in the high leakage current [3]. 
High leakage current results in grid current distortion, 
electromagnetic interference and potential safety issues 
[4], [5]. That is the reason why many attempts have been 
done to reduce the leakage current in grid connected PV 
systems. Many interesting solutions have been presented 
in literature. In general, these can be classified into two 
groups. One group is the topology-based method [6]-[12], 
and the other is the modulation-based one. The latter is 
mainly for three-phase systems. Cavalcanti, et al, 
presented an improved modulation strategy [13-14]. It 
can achieve a constant common mode voltage to leakage 
current, but the modulation index is limited. Lee, et al 
proposed a modified modulation [15]. The idea is 
interesting and insightful, but the common-mode voltage 
is not constant for eliminating the leakage current, so 
there is still room for improvement. Another modulation 
strategy was presented for the leakage current suppression 
in [16], but it is limited to cascaded inverters. On the 
other hand, the leakage current reduction can be achieved 
by modifying the topology such as H5, oH5, H6, HERIC, 
HB-ZVR, and so on. Note that most of these are 
single-phase topologies. But the three-phase topologies 
with leakage current reduction are not well explored. 
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Inspired by the previous work [12], a new three-phase 
ZVR topology is proposed. It is derived from the 
single-phase ZVR topology, but the operation mechanism 
is quite different. Therefore, a new modulation strategy 
based on the Boolean logic function is proposed to 
achieve the constant common mode voltage, so as to 
eliminate the leakage current. The rest of the paper is 
organized as follows. Section II present the operation 
principle and modulation strategy. Section III provides 
the simulation and experimental results. Conclusion is 
drawn in Section IV. 
II. TOPOLOGY AND MODULATION STRATEGY 
The schematic diagram of the proposed three-phase 
ZVR is shown in Fig.1, where the zero-voltage state 
rectifier (ZVR) is integrated into the three-phase 
six-switch inverter. Different from the single-phase ZVR 
topology, a special modulation procedure is needed for 
three-phase ZVR inverter regarding the leakage current 
reduction. 
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Fig. 1 Schematic diagram of three-phase ZVR topology 
 
  Compared with the conventional three-phase six-switch 
inverter, the proposed three-phase ZVR one needs more 
power switches. The reader might wonder whether the 
efficiency would be lower. In practice, the efficiency 
mainly depends on the switching losses, which include 
both switching commutation loss and conduction loss. 
For the latter, the conduction loss would be increased due 
to three more power devices. Note that the voltage 
stresses of three more power devices is only half of the dc 
bus voltage, which is much lower than those of previous 
six switches, so the MOSFET can be used, instead of 
IGBT, to reduce the conduction loss. Moreover, with the 
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rapid development of the wide-bandgap semiconductors 
such as the commercially available SiC and GaN switches 
[1], the conduction loss would be much smaller. For the 
former, the switching commutation loss with ZVR is 
lower than that without ZVR, since the voltage stresses of 
three more power devices is only half of the dc bus 
voltage, which is much lower than those of previous six 
switches. Furthermore, the conventional inverter without 
ZVR fails to reduce the leakage current. Therefore, the 
proposed three-phase ZVR topology is attractive for 
transformerless PV systems. 
The three-phase ZVR inverter can be simplified as 
shown in Fig. 2, where common mode voltage is defined 
in (1). More details about the simplified diagram can be 
found in [13]. It can be observed that the leakage current 
can be eliminated if the common mode voltage is 
constant.  
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Fig. 2  Simplified diagram 
Different from the conventional three-phase six-switch 
topology, the phase voltage of UAN, UBN and UCN have 
three states, depending on the switching pattern, as shown 
in (2), where Ud is the dc bus voltage and x= a, b ,c. And 
the states of 2, 1, 0 are also defined in (2). 
d x1 x2 x3
d x3 x2
x2 x3
   U "2"   S on S andS off
= U /2,   "1"   S on S andS off
    0,     "0"   S on S andS off
xNU





x1
x1
,  ，  
 ，  
 ，  
   (2) 
Table I shows the switching states and their 
corresponding common mode potential. It can be 
observed that there are seven groups of switching states. 
Note that the common mode voltage should be constant 
to eliminate the leakage current, so group 4 is selected in 
this paper. In order achieve the switching states of group 
4, a new modulation strategy is proposed as shown in Fig. 
3. Firstly, three modulating signals, (c.f. ma, mb and mc) 
are compared with one carrier to get the three logic 
signals (c.f. X, Y, and Z in Table II). Secondly, three logic 
signals pass through the equation (3) to get the switching 
signals, as shown in Table II, where 9 variables of Sa1~Sc3 
are defined as follows. For example, Sa1=1 means the 
switch is on. While Sa1=0 means the switch is off.  
Tab. I  COMMON MODE VOLTAGE AND SWITCHING STATES 
Group Switching sates CMV 
1 222 Ud 
2 221, 212, 122 5Ud /6 
3 220, 202, 022, 211, 121,112 2Ud /3 
4 210, 201, 120, 102, 012, 021, 111 Ud /2 
5 110, 101, 011, 200, 020, 002 Ud /3 
6 100, 010, 001 Ud /6 
7 000 0 
a1 a2 a3
b1 b2 b3
c1 c2 c3
S = XY,    S =XY,    S =XY+XY
S = YZ,    S =YZ,    S =YZ+YZ
S = XZ,    S =XZ,    S =XZ+XZ
     (3)          
am
bm
cm
1
0
1
0
1
0
Eq.(3)Y
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Fig. 3  Proposed modulation strategy 
 
Tab.II  DETAILED SWITCHING LOGICS OF FIG. 4 
XYZ Sa1 Sa2 Sa3 Sb1 Sb2 Sb3 Sc1 Sc2 Sc3 group 4 
100 1 0 0 0 0 1 0 1 0 210 
010 0 1 0 1 0 0 0 0 1 021 
001 0 0 1 0 1 0 1 0 0 102 
101 1 0 0 0 1 0 0 0 1 201 
110 0 0 1 1 0 0 0 1 0 120 
011 0 1 0 0 0 1 1 0 0 012 
000 
111 
0 0 1 0 0 1 0 0 1 111 
 
It should be noted that for the proposed strategy in Eq. 
(3) and Fig. (4), the classical duty cycles are modified so 
that the generated common-mode voltage is kept constant. 
Therefore, the duty cycles are modified, and the applied 
voltages at the output of the three-phase ZVR inverter are 
different from those of the conventional three-phase 
inverter, where the common mode voltage can’t be kept 
constant with the classic modulation. 
Take line 2 of Table II for example, in case of X=1, Y=0, 
Z=0, and  
a1 a2 a3
b1 b2 b3
c1 c2 c3
S = XY=1,    S =XY=0,    S =XY+XY=0
S = YZ=0,    S =YZ=0,    S =YZ+YZ=1
S = XZ=0,    S =XZ=1,    S =XZ+XZ=0
 (4) 
According to definition of (2), a1 a2S = XY=1, S =XY=0,  
a3S =XY+XY=0  means ‘2’. b1 b2S = YZ=0,   S =YZ=0,  
b3S =YZ+YZ=1  means ‘1’. c1 c2S = XZ=0,   S =XZ=1,  
c3S =XZ+XZ=0  means ‘0’. Therefore, when XYZ=100，
the output will be ‘210’ as shown in group 4. It is in 
agreement with the result in Table II. Other cases are 
similar and not duplicated here for simplicity. In this way, 
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the common mode voltage can be kept constant with the 
proposed modulation strategy of the new three-phase 
ZVR topology. Note that the proposed topology is similar 
to the conventional three-phase six-switch one, except for 
the additional ZVR (zero-voltage state rectifier) branch. 
So the design procedure is almost the same as that of the 
conventional one, and thus the following only provides 
the design procedure for the additional ZVR branch. As 
can be seen from the experimental results, the current 
stress of the ZVR is the same as that of the conventional 
six switches, but the voltage stress of the ZVR is much 
lower than that of the conventional six switches. 
Therefore, the design procedure is almost the same with 
conventional six switches, except for voltage stress. That 
is a low voltage rating ZVR can be designed for the 
proposed topology. The following will present the 
experimental evaluation. 
 
III. EXPERIMENTAL RESULTS 
In order to verify the effectiveness of the proposed 
solution, the hardware experimental prototype is built and 
tested. The experimental parameters are listed below. The 
dc bus voltage is 120V, the switching frequency is 10 kHz, 
filter inductor is 5 mH, filter capacitors are 9.4 uF, the 
stray capacitor is 300 nF. As shown in Fig. 4, the 
reference currents of * *REFα refI =I sinθ and
* *
REFβ refI =I cosθ are 
generated by the reference current amplitude of I*ref and 
phase angular θ , which is the output of PLL 
(phase-locked loop). The current is control by PR 
(Proportional-Resonant) controller [17]. The modulation 
algorithms are implemented in TMS320F28335 DSP, and 
the logic operations are programmed with XC3S400 
FPGA.  
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Fig. 4  Close-loop control structure 
 
Fig.5 shows the experimental results with the 
dual-carrier modulation (c.f. Fig.3) of three-phase ZVR 
topology. It can be observed that the grid current consists 
of the high-frequency harmonics, which are the results of 
the leakage current. The total harmonic distortion (THD) 
is 5.9%, which fails to meet the requirements of IEEE 
Standard (c.f. THD<5%). Fig. 5(b) shows the stray 
capacitor voltage and leakage current. Obviously, the 
stray capacitor voltage consists of high-frequency 
components. It leads to the high leakage current. The 
peak value of the leakage current is far beyond 300mA, as 
specified in VDE-0126-1-1 standard. 
ia ib ic
  
(a) 
 
(b) 
Fig. 5 Experimental results with the dual-carrier modulation. (a) Grid 
current; (b) Stray capacitor voltage and leakage current 
 
(a) 
 
(b) 
Fig. 6 Experimental results with proposed modulation. (a) Grid current; 
(b) Stray capacitor voltage and leakage current 
Fig.6 shows the experimental results with the proposed 
modulation (c.f. Fig.4) of three-phase ZVR topology. It 
can be observed that the high-frequency harmonics of the 
grid is significantly reduced. The reason behind it is that 
the grid current consists of the common-mode and 
differential-mode currents. In this case, the 
high-frequency common-mode leakage current is small. 
So the total harmonic distortion of the grid current is as 
low as 3.5%, which is meet the requirements of IEEE 
Standard (c.f. THD<5%). Fig. 5(b) shows the stray 
capacitor voltage and leakage current. Obviously, the 
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stray capacitor voltage is free of any high-frequency 
components. Therefore, the leakage current is 
significantly reduced. The peak value of the leakage 
current is well below 300mA, which meets the 
VDE-0126-1-1 standard. Note that the zero sequence 
injection is used for the proposed carried-based 
modulation for the better utilization of the dc-link voltage. 
That is the reason why a small zero sequence component 
is on stray capacitor. Note that this frequency of variation 
is very low, so the leakage current would not be affected, 
as shown in Fig. 6. 
 
(a) 
 
(b) 
Fig.7 Dynamic experiments with proposed modulation. (a) Phase_A grid 
voltage and current, (b) dc-link capacitor voltages, stray capacitor 
voltage and leakage current 
In order to further validate the effectiveness of the 
proposed method, the dynamic experiments are carried 
out in Fig. 7, where the triangular waveform is the grid 
synchronization signal from the phase-locked loop. In this 
case, the grid current changes 0 to 4A. The dc-link 
capacitor voltages of C1 and C2 are well balanced. The 
comprehensive theoretical analysis of the capacitor 
voltage balancing mechanism of the proposed solution is 
beyond the scope of this letter. And the leakage current is 
well below 300mA. The dynamic tests further verify the 
effectiveness of the proposed solution. 
ZVR current
ZVR voltage
 
Fig.8 The current and voltage through the ZVR. 
 
The current and voltage through the ZVR are shown in 
Fig. 8. It can be observed that the current stress of the 
ZVR is the same as that of the conventional six switches, 
but the voltage stress of the ZVR is much lower than that 
of the conventional six switches. Therefore, the power 
losses are lower than that of the conventional six switches. 
Note that the additional switches Sa3~Sc3 and their drive 
circuits are needed, but the leakage current can be well 
suppressed, and no bulky, costly and low-efficient EMI 
filter is needed. Therefore, the overall performance is 
better than the conventional solution.  
IV. CONCLUSION 
This letter has presented the analysis and experimental 
verification of a new three-phase ZVR topology and its 
modulation strategy to eliminate the leakage current for 
transformerless PV systems. The findings reveal that the 
leakage current can be effectively reduced well below 
300mA by selecting the switching states of new 
three-phase ZVR topology. Aside from that, the proposed 
modulation is simple to implement. Therefore, it is 
attractive for three-phase transformerless PV systems. 
The future research is toward the comprehensive 
theoretical analysis the capacitor voltage balancing 
mechanism of the proposed solution.  
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